



# ADITYA ENGINEERING COLLEGE

An Autonomous Institution

Approved by AICTE • Permanently Affiliated to JNTUK • Accredited by NAAC with 'A' Grade

Recognised by UGC under sections 2(f) and 12(B) of UGC Act, 1956

Aditya Nagar, ADB Road, Surampalem - 533437, Near Kakinada, E.G.Dt., Ph:99498 76662

## Department of Electronics and Communication Engineering

### Action Taken Report (2017-18)

Name of the program: M. Tech (VLSI-Design)

#### Employer Feedback:

Suggestions given by the Employer and the action taken is presented in the following Table.

| S. No | Recommendation based on Summarized Employer Feedback              | Action Taken Report                                      |
|-------|---|--|
| 1     | Include internships and industrial visits as a part of curriculum | The suggestion will be taken forward in the BOS meeting. |

**Head of the Department**  
**Head of the Department**  
**Department of E.C.E.**  
Aditya Engineering College (A9)



# ADITYA ENGINEERING COLLEGE

An Autonomous Institution

Approved by AICTE • Permanently Affiliated to JNTUK • Accredited by NAAC with 'A' Grade  
Recognised by UGC under sections 2(f) and 12(B) of UGC Act, 1956

Aditya Nagar, ADB Road, Surampalem - 533437, Near Kakinada, E.G.Dt., Ph:99498 76662

## Department of Electronics and Communication Engineering

### Action Taken Report (2017-18)

Name of the program: M. Tech (VLSI-Design)

#### Alumni Feedback:

Suggestions given by the Alumni and the action taken is presented in the following Table.

| S. No | Recommendation based on Summarized Alumni Feedback   | Action Taken Report   |
|-------|--|---|
| 1     | RTL Design, ASIC & FPGA design related courses will help the students to get ready as per industry requirements. Facilitate these. | The suggestion will be taken forward in the BOS meeting and incorporated after proper approval. |

**Head of the Department**  
**Head of the Department**  
**Department of E.C.E.**  
Aditya Engineering College (A9)



# ADITYA ENGINEERING COLLEGE

An Autonomous Institution

Approved by AICTE • Permanently Affiliated to JNTUK • Accredited by NAAC with 'A' Grade

Recognised by UGC under sections 2(f) and 12(B) of UGC Act, 1956

Aditya Nagar, ADB Road, Surampalem - 533437, Near Kakinada, E.G.Dt., Ph:99498 76662

## Department of Electronics and Communication Engineering

### Action Taken Report (2017-18)


Name of the program: M. Tech (VLSI-Design)

#### Teacher Feedback:

Suggestions given by the Teacher and the action taken is presented in the following Table.

| S. No | Recommendation based on Summarized Teacher's Feedback                 | Action Taken Report                   |
|-------|---|---------------------------------------|
| 1     | Include course which provides more insight in domain specific coding. | Will be discussed in the BOS meeting. |

**Head of the Department**  
**Head of the Department**  
**Department of E.C.E.**  
Aditya Engineering College (A9)



# ADITYA ENGINEERING COLLEGE

An Autonomous Institution

Approved by AICTE • Permanently Affiliated to JNTUK • Accredited by NAAC with 'A' Grade

Recognised by UGC under sections 2(f) and 12(B) of UGC Act, 1956

Aditya Nagar, ADB Road, Surampalem - 533437, Near Kakinada, E.G.Dt., Ph:99498 76662

## Department of Electronics and Communication Engineering

### Action Taken Report (2017-18)

Name of the program: M. Tech (VLSI-Design)

#### Student Feedback:

Suggestions given by the student and the action taken is presented in the following Table.

| S. No | Recommendation based on Summarized Student's Feedback   | Action Taken Report   |
|-------|---|---|
| 1     | chip design and verification skills<br>i.e., SOC, CMOS, RTL Design,<br>Verilog HDL, FPGA, System<br>Verilog & UVM courses should be<br>made a part of curriculum. | Will be taken forward for the suggestions<br>to be given by BOS members |

Head of the Department  
Head of the Department  
Department of E.C.E.  
Aditya Engineering College (A9)